Introduction
Hetero-juncti on field-effect transi stors (FETs) u sing III- 3 . Device fabrication process of P-TMT nels for the sake of simplifying the comparison, the thickness of the undoped barrier layers was designed to be 25.5 nm and 20 nm for the wafers with 7x1018 cm-3 and 3x1018 cm-3 doped channels, respectively. Each sample was grown by MBE at a growth temperature of 500 "C.
The device fabrication process for our advanced n* selfaligned P-TMT is shown in Fig. 3 . After device isolation through mesa etching, an ECR-PCVD SiN double-layered film was deposited for an annealing cap. The film properties of this annealing cap were optimized to achieve high activation of the implanted ions. Next, a 0.6 pm-length dummy-gate pattern was shaped using a PMMA photoresist. To form self-aligned n* regions, a high dose (5x10t3 cm-2) Si implantation at 90 keV was carried out with the dummy-gate pattern as an implantation mask ( Fig. 3(a) ).
The dummy-gate pattern was thinned from 0.6 pm to 0.2 pm by an oxygen plasma process (Fig. 3(b) ). After ECR-PCVD SiO, deposition followed by selective wet etching Si ion-implanted region (buffered HF) of the SiO, deposited on the sidewall of the dummy-gate resist (Fig. 3(c) ), the reverse dummy-gate pattern was formed by removal of the resist, followed by rapid thermal annealing at 880 oC for 5 s (Fig. 3(d) ).A T-shaped WSiN/Au/WSiN gate electrode was formed by sputtering and ion-milling techniques. Here, the SiN/SiO, film was removed to reduce the parasitic capacitance under the Tshaped gate, and then a SiOr/SiN encapsulant was newly deposited, followed by annealing at 450'C to minimize sputtering-damage (Fig. 3(e) ). Finally, alloyed AuGe/Ni/ Au metal was formed for the source and drain ohmic contacts. Here, the T-shaped gate served as a shadow mask during the deposition, allowing the'ohmic iontacts to be self-aligned to the gate (Fig. 3(0) .
Device characteristics
For the 0.25x100 pm gate P-TMTs with 7x10t8 cm-3 and 3xl0rB cm-3 doped GaAs channels, the extrinsic transconductance and drain current as a function of the gate voltage, and the current gain lHr,l and unilateral gain U as a function of frequency are shown in Fig. 4 and Fig. 5 
